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 Image sensors: measure light intensity reflected/emitted by a scene 
 
 
High temporal resolution 
imaging applications 
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 Some applications require a very high 
temporal resolution 
Burst image sensors 
‒ Observation of extremely fast 
phenomena 
Time of flight imagers 
‒ Generation of 3D images 
 Consumer  applications 
 Altimetry 
 Security 
 Monitoring of production lines 
 Scientific applications 
CMOS Image sensors (CIS) 
 Main technology for commercial imaging applications: 
Development driven by massive demand for 
consumer electronics (smart-phones, tablet ..) 
‒ Multibillion $ market 
‒ Annual technological breakthroughs 
 Outstanding performances thanks to the introduction 
of the Pinned Photodiode 
‒ Originally invented for interline CCD detectors [1] 
‒ Very high sensitivity 
‒ Low noise 
‒ Speed 
‒ “Smart pixels”… 
 Good candidates for high temporal resolution imaging 
applications 
 
Sentinel 2 (www.esa.int) 
3 
[1] N. Teranishi, IEEE IEDM, 1982  
Structure and operation of 
Pinned Photodiodes (PPD) CIS 
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 Based on a transfer of charge 
TG off mode: CHARGE INTEGRATION PHASE 
‒ PPD isolated from FD  Collection of electrons 
‒ Collected charge: 𝑸𝐏𝐏𝐃 ∝ 𝑵𝐩𝐡 
TG on mode: RESET (and READOUT) PHASE 
‒ PPD connected to FD  Transfer of electrons 
‒ Output signal: ∆𝑽𝑭𝑫∝ 𝑸𝐏𝐏𝐃 ∝ 𝑵𝐩𝐡 
 
P-epi 
Structure and operation of 
Pinned Photodiodes (PPD) CIS 
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 Based on a transfer of charge 
 Very good signal-to-noise ratio  
Low dark current 
High sensitivity 
Correlated Double Sampling (CDS) 
 Temporal resolution=minimum sampling time  
Bottleneck = time to transfer charge from PPD to FD 
 
P-epi 
Where does this thesis 
come in? 
6 
• High temporal resolution detector 
Target Imaging Application 
• Modeling (simulations) 
• Design of test structures 
• Experimental validation (Meas.) 
Design phase 
• Final design 
• Production 
• Assessment of performances (Meas.) 
Fabrication 
Operation 
Image sensor design flow: 
• Pinned Photodiode CMOS Image Sensors 
Choice of the technology 
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Choice of the technology 
Goal of this work:  
Development of analytical, 
numerical and 
experimental tools to 
predict how design and 
operation conditions will 
affect temporal resolution in 
PPDs 
Road Map 
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 Step 1: Understanding the PPD physics 
Development and analysis of tools to estimate 
PPD key charge and potential levels 
Road Map 
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Parameters Public literature (beginning of thesis) Focus of this work 
Pinning 
voltage 
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 Step 1: Understanding the PPD physics 
Development and analysis of tools to estimate 
PPD key charge and potential levels 
FWC 
Vpin 
Pinning voltage (Vpin) 
 Pinning voltage = “PPD potential floor” 
At VPPD=Vpin PPD is fully depleted 
‒ Vpin =potential that must be applied to reach max ∆Ec 
from equilibrium conditions 
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 Key design parameter (involves several trade-offs) 
Small Vpin: 
‒ Less constraints on TG channel and FD potentials to 
ensure optimum transfer 
Large Vpin: 
‒ Larger Full Well Capacity  larger dynamic range 
Vpin 
y 
Estimation of the 
pinning voltage 
9 
 
 Monitoring and estimation of the pinning voltage is important 
During design of sensors and process development 
For monitoring of production lines 
‒ Vpin is very sensible to variations of implantation process 
 
 Vpin estimation tools used in the CIS community: 
Analytical models: 
‒ Offer a good understanding of the qualitative dependence of Vpin on 
design parameters 
‒ But often too simple to predict real Vpin values 
TCAD simulations: 
‒ Valid estimation tool when exact geometry and technological details 
are known 
Experimental measurements: 
‒ Different characterization tools based on in-pixel measurements or 
on test-structures 
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Estimation of Vpin:  
TCAD simulations 1/3 
 Vpin is a strong function of PPD geometry [1] 
3D simulations are to be preferred for small pixels! 
 Simulation principle: 
Increasing Vinj is applied to the FD with TG on 
‒ Results in electrical injection of charge in the PPD 
until VPPD=Vinj 
Vpin can be estimated by monitoring ∆EC as a 
function of Vinj 
10 [1] Takeshita, IS&T/SPIE Electronic Imaging, 2010 
VPPD=Vinj 
Vpin 
 TCAD simulations: 
Estimation of Vpin from PPD charge vs. voltage behavior 
Estimation of Vpin:  
TCAD simulations 2/3 
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 At VPPD=Vinj=0V PPD is at equilibrium 
Estimation of Vpin:  
TCAD simulations 2/3 
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 At VPPD=Vinj=0V PPD is at equilibrium 
I-V characteristic of  pn junction: 
Equilibrium is reached at VPPD=0 
Equivalent circuit of 
simulated PPD pixel 
EQUILIBRIUM: 
Ijunc=0 and VPPD=0 
Why is the PPD is at equilibrium? 
Estimation of Vpin:  
TCAD simulations 2/3 
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 Initial linear decrease of QPPD with Vinj 
 CPPD roughly constant in this region 
‒ ∆𝑸𝑷𝑷𝑫~𝑪𝑷𝑷𝑫 × 𝑽𝒊𝒏𝒋 
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 PPD reaches its potential floor at Vinj=Vpin 
Estimation of Vpin:  
TCAD simulations 3/3 
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 But saying that the PPD is depleted does not imply 
that the PPD is empty! 
 At Vinj=Vpin QPPD not zero yet! 
‒ due to thermionic emission from TG channel 
 
Estimation of Vpin:  
TCAD simulations 3/3 
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 But saying that the PPD is depleted does not imply 
that the PPD is empty! 
 At Vinj=Vpin QPPD not zero yet! 
‒ due to thermionic emission from TG channel 
 PPD is “empty” for Vinj >Vpin 
In public literature this point is not always clear.. 
 
Estimation of Vpin:  
Experimental measurements 
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 In CIS community: no defined experimental standard 
Vpin is estimated with a multitude of custom developed tools 
 In this work: Comparative study on main Vpin estimation methods 
• A. Pelamatti et al., IISW 2015 
• A. Pelamatti et al., IEEE JEDS(under rev.) 
Estimation of Vpin:  
Experimental measurements 
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Vpin 
characterization 
tools On full PPD 
CIS arrays [1] 
 
In-pixel 
measurements  
 In CIS community: no defined experimental standard 
Vpin is estimated with a multitude of custom developed tools 
 In this work: Comparative study on main Vpin estimation methods 
[1] J. Tan, IEEE Sensors J., 2012. 
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Estimation of Vpin:  
Experimental measurements 
14 
Vpin 
characterization 
tools 
I-V measurements on JFET structures 
implemented with PPD implants [2-3] 
C-V measurements on 
PPD (or partially PPD) 
arrays [4] 
 
Electrical measurements on test structures (isolated/arrays) 
On full PPD 
CIS arrays [1] 
 
In-pixel 
measurements  
 In CIS community: no defined experimental standard 
Vpin is estimated with a multitude of custom developed tools 
 In this work: Comparative study on main Vpin estimation methods 
[1] J. Tan, IEEE Sensors J., 2012. 
[2] S. Park, Microelectronics Journal, 2009 
[3] P. Coudrain, Ph.D. Thesis, 2009 
[4] A. Lahav, IISW, 2011 
 
• A. Pelamatti et al., IISW 2015 
• A. Pelamatti et al., IEEE JEDS(under rev.) 
Comparison of Vpin 
characterization tools 
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Principle Real pixel env. Cost (surface) 
In-pixel method [1] 
 
 
 
Pro& Cons: 
[1] J. Tan, IEEE Sensors J., 2012. 
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[2] W. Sansen, IEEE JSSC, 1982 
(*) Courtesy of A. Lahav (TowerJazz) 
 
(*) 
[2]  
 It is suggested to combine: 
In pixel measurements [1] 
Standard JFET pinch-off voltage measurements such as the square root method [2] 
‒ Only JFET-method which provides absolute and comparable Vpin values 
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 Step 1: Understanding the PPD physics 
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FWC 
Vpin 
Full Well Capacity (FWC) 
 Full Well Capacity (FWC) = max # of electrons that can be stored on CPPD 
If the output range is not limited by readout electronics (or ADC).. 
‒ the saturation of output signal corresponds to the FWC 
 Except for a few publications [1-2], the FWC is usually considered as a 
fixed PPD parameter 
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[1] Park, IEICE Electronic Express, 2005 
[2] Meynants, Advanced Optical Technologies, 2013 
Full Well Capacity (FWC) 
18 
• A. Pelamatti, IEEE Electron Device Letters, 2013. 
• A. Pelamatti, IEEE Transactions on Electron Devices, 2015. 
 As shown in this work the FWC depends on experimental conditions: 
Photon flux Φph 
Temperature T 
TG biasing during integration (VLOTG) 
 
Pelamatti, IEEE TED, 2015. 
FWC? 
Modeling of the FWC 
19 
 FWC is reached when no more current can charge CPPD 
Open circuit condition (Itot=0  and VPPD=VFW) 
 It can be modeled as: 
 
FWC =
1
𝑞
 𝐶PPD(𝑉𝑃𝑃𝐷)𝑑𝑉PPD
𝑽𝐩𝐢𝐧
𝑽𝐅𝐖
~
1
𝑞
𝐶𝑃𝑃𝐷 (𝑉pin − 𝑉OC) 
 
 
Equivalent circuit of PPD pixel at full well 
 Main PPD current contributions: 
1. Current of pn junction:  
𝑰𝐣𝐮𝐧𝐜 = 𝑰𝐬𝐚𝐭 𝟏 − 𝒆
𝑽𝐏𝐏𝐃
𝒏𝒗th  
2. Photo-current:  
𝑰𝐩𝐡 = ηΦ𝐩𝐡 
3. TG sub-threshold current 
𝑰𝐬𝐮𝐛 = 𝒇(𝑽LOTG) 
 
Max VPPD reached after reset 
Min VPPD reached at full well 
Equilibrium FWC (EFWC) 
20 
 In the dark, with VLOTG<0 
Itot=Ijunc PPD discharged only by dark current 
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VFW=0 
EQUILIBRIUM 
Pelamatti IEEE EDL, 2013 
 In the dark, with VLOTG<0 
Itot=Ijunc PPD discharged only by dark current 
Like in standard p-n junction, equilibrium is reached at VFW=0 
𝐄𝐅𝐖𝐂 =
𝟏
𝒒
 𝑪𝐏𝐏𝐃(𝑽𝐏𝐏𝐃)𝒅𝑽𝐏𝐏𝐃~
𝟏
𝒒
𝑪𝐏𝐏𝐃𝑽𝐩𝐢𝐧
𝑽𝐩𝐢𝐧
𝟎
 
 Important reference value: 
Sole FWC value which only depends on PPD parameters 
 
FWC behavior under 
illumination 1/2 
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𝑰𝐭𝐨𝐭 = 𝑰𝐣𝐮𝐧𝐜 − 𝑰𝐩𝐡 
 The photo-current results in a vertical shift of the Itot-VPPD curve 
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𝑰𝐭𝐨𝐭 = 𝑰𝐣𝐮𝐧𝐜 − 𝑰𝐩𝐡 
 The photo-current results in a vertical shift of the Itot-VPPD curve 
 Open circuit condition (Itot=0) is reached for VFW<0 
Under illumination FWC>EFWC (if TG leakage is negligible) 
PPD becomes forward biased to reach open circuit condition! 
 
 
VFW>0 
FWC behavior under 
illumination 2/2 
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 The FWC can be expressed as: 
FWC(𝚽𝐩𝐡)  =  EFWC + 
1
𝑞
 𝑪PPD𝑛𝒗th𝒍𝒏 1 +
𝑰𝐩𝐡(𝚽𝐩𝐡)
𝐼sat 
 
 The FWC  is a logarithmic function of Φph 
It depends on the signal intensity! 
 
 
FWC behavior under 
illumination 2/2 
22 
 The FWC can be expressed as: 
FWC(𝚽𝐩𝐡)  =  EFWC + 
1
𝑞
 𝑪PPD𝑛𝒗th𝒍𝒏 1 +
𝑰𝐩𝐡(𝚽𝐩𝐡)
𝐼sat 
 
 The FWC  is a logarithmic function of Φph 
It depends on the signal intensity! 
 
 
Pelamatti, IEEE EDL, 2013. 
 Consequence: 
If the transfer function is 
measured at a constant 
integration time and increasing 
Φph the curve never saturates 
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 The FWC  is a logarithmic function of Φph 
It depends on the signal intensity! 
 
  Consequence: 
If the transfer function is 
measured at a constant 
integration time and increasing 
Φph the curve never saturates 
The faster we pour … 
the larger the glass! 
Pelamatti, IEEE EDL, 2013. 
FWC in non-stationary 
illumination conditions 
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 What happens if the 
PPD is at full well and 
we turn-off the light? 
Equivalent PPD circuit 
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VFW<0 
FWC in non-stationary 
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 What happens if the 
PPD is at full well and 
we turn-off the light? 
Equivalent PPD circuit 
OUT IF EQUILIBRIUM 
Itot≠ 𝟎 
FWC in non-stationary 
illumination conditions 
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 What happens if the 
PPD is at full well and 
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Equivalent PPD circuit 
VFW=0 
EQUILIBRIUM 
FWC in non-stationary 
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Equivalent PPD circuit 
 What happens if the 
PPD is at full well and 
we turn-off the light? 
The PPD tends to a new 
equilibrium condition … how fast?  
Equivalent PPD circuit 
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Equivalent PPD circuit 
 What happens if the 
PPD is at full well and 
we turn-off the light? 
The PPD tends to a new 
equilibrium condition … how fast?  
Equivalent PPD circuit 
FWC transient: QPPD is sampled at an increasing delay 
from the light step 
A. Pelamatti, IEEE TED, 2015. 
FWC in non-stationary 
illumination conditions 
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Equivalent PPD circuit 
 What happens if the 
PPD is at full well and 
we turn-off the light? 
The PPD tends to a new 
equilibrium condition … how fast?  
Equivalent PPD circuit 
FWC transient: QPPD is sampled at an increasing delay 
from the light step 
 Consequences: 
If a target application 
involves non-stationary 
illumination: 
‒ the PPD must be sized to 
ensure that QPPD<EFWC 
‒ Otherwise the measured 
signal will depend on the 
sampling instant! 
A. Pelamatti, IEEE TED, 2015. 
28 
Effect of temperature 
on the FWC 
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Effect of temperature 
on the FWC 
 It can be shown that Vpin increases with temperature [1] 
 Since EFWC 𝑇 ~
1
𝑞
𝐶𝑃𝑃𝐷𝑉𝑝𝑖𝑛 𝑇  it also increases with temperature 
[1] A. Pelamatti, IEEE TED, 2015. 
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[1] A. Pelamatti, IEEE TED, 2015. 
 Consequences: 
The temperature behavior 
of the FWC depends on 
the illumination level! 
In particular it is 
determined by the ratio  
 
Increases with T Decreases with T 
𝐼ph(Φ𝐩𝐡)
𝑰𝐬𝐚𝐭(𝑻 ) 
 
FWC(Φph, 𝑇)  =  𝐄𝐅𝐖𝐂(𝑻)  + 
1
𝑞
 𝑪PPD𝑛𝒗𝐭𝐡𝑙𝑛 1 +
𝐼ph(Φ𝐩𝐡)
𝑰𝐬𝐚𝐭(𝑻 ) 
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[1] B. Mheen, EDL, 2008 
[2] M. Sarkar, TED, 2013 
[3] G. Meynants, Advances 
Optical technologies, 2013 
 
 VLOTG during operation depends on the target application 
Accumulation mode (VLOTG<0): reduction of dark current [1] 
Depletion mode (VLOTG>0 ): implementation of anti-blooming function  
 As addressed in the literature, the FWC variation with VLOTG have been 
reported in the literature [1-3] 
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Optical technologies, 2013 
Anti-blooming mode: 
TG is depleted 
Current reduction mode: 
TG is accumulated 
 
 VLOTG during operation depends on the target application 
Accumulation mode (VLOTG<0): reduction of dark current [1] 
Depletion mode (VLOTG>0 ): implementation of anti-blooming function  
 As addressed in the literature, the FWC variation with VLOTG have been 
reported in the literature [1-3] 
 
 
 
𝐅𝐖𝐂 = 𝐄𝐅𝐖𝐂  
−∆𝐅𝐖𝐂 ∝ 𝑽𝐋𝐎𝐓𝐆 
 The model developed in this work allows prediction of FWC 
variations with VLOTG both in the dark and under illumination  
 
A. Pelamatti, EDL, 2013 
Example of model validation in dark conditions 
Road Map 
7 
Parameters Public literature (beginning of thesis) Focus of this work 
Pinning 
voltage 
(Vpin) 
 Characterization tools available 
 Provide non comparable values 
 Unclear physical definition of Vpin 
 Comparative study on characterization tools 
 Discussion on physical meaning of Vpin 
Full Well 
Capacity 
(FWC) 
 Mostly qualitative interpretations 
available but no real modeling 
 Analytical modeling of the FWC  
 Effect of experimental conditions 
 Identification of key value: the Equilibrium FWC 
 Dynamic behavior of the FWC 
 Step 2: Estimating charge transfer time in PPDs 
Modeling: Montecarlo simulation (Matlab)  
Measurement: new characterization tool based on Pulsed Storage Gate pixels 
 Step 1: Understanding the PPD physics 
Development and analysis of tools to estimate 
PPD key charge and potential levels 
FWC 
Vpin 
Modeling of charge transfer 
1/2 
31 
 Goal: modeling charge transfer to predict temporal resolution 
 In large PPD pixels potential is mainly flat 
Main charge transport mechanism = thermal diffusion 
 Charge transfer can be modeled:  
A. With numerical solution of diffusion equations 
B. Random walk (RW) of single carriers in the PPD 
 
 
 
 
 
 
 
 In small PPD pixels other effects such as charge drift due to fringing 
fields and electrostatic repulsion should also be taken into account 
TCAD simulations are often to be preferred 
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• A. Pelamatti, European Solid State Device Conference (ESSDERC), 2015 
• A. Pelamatti, Special issue IEEE Solid State Electronics (selected paper from ESSDERC) 
 In this work: development of a Montecarlo model of the RW of 
single carriers in the PPD 
Electrons are initially located at the end of the PPD 
The model estimates the time to transfer each electron to the FD 
Initial and boundary conditions 
Modeling of charge transfer 
2/2 
Charge Transfer Inefficiency 
and transfer time 
 33 
 Transfer time can vary of several orders of 
magnitude! 
But if charge transfer is not a deterministic 
process…  
‒ What do we refer to by “transfer time”? 
 
 
Charge Transfer Inefficiency 
and transfer time 
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 Transfer time can vary of several orders of 
magnitude! 
But if charge transfer is not a deterministic 
process…  
‒ What do we refer to by “transfer time”? 
QPPD 
Qout 
 
 First solution: estimate Charge Transfer Inefficiency (CTI) instead 
Measures the ability (on average) of transferring QPPD 
 
 
𝑪𝑻𝑰 = 𝟏 − 𝑸𝒐𝒖𝒕 𝑸𝑷𝑷𝑫
  
Charge Transfer Inefficiency 
and transfer time 
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 Transfer time can vary of several orders of 
magnitude! 
But if charge transfer is not a deterministic 
process…  
‒ What do we refer to by “transfer time”? 
 
QPPD 
Qout 
 
 First solution: estimate Charge Transfer Inefficiency (CTI) instead 
Measures the ability (on average) of transferring QPPD 
 
 
 But if we really need to estimate the “transfer time” to size a device?  
Transfer time could be defined as the minimum TG “ON time” to 
reach a given CTI 
 
𝑪𝑻𝑰 = 𝟏 − 𝑸𝒐𝒖𝒕 𝑸𝑷𝑷𝑫
  
Montecarlo simulation: 
Effect of PPD length on CTI 
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CTI simulated for ≠ PPD lengths (LPPD)  
 
Transfer time to reach 0.001 CTI 
 Simulation of charge transfer, main observations: 
Increasing the PPD length results in a shift of the CTI curve 
The transfer time increases as the square of the PPD length 
Experimental measurements: 
How to fairly compare CTI? 
 Difficult to compare CTI in pixels with different size and geometries 
‒ Different initial charge level and initial charge distribution 
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Cross-section of Storage Gate pixel 
 In this work: measurements of CTI on pulsed Storage-Gate (SG) pixels 
1. Allows reproduction of a worst case transfer condition 
2. CTI measured for same initial QPPD 
3. Transfer time is swept by changing delay between TG and SG edges 
‒ Does not require very short TG pulses 
 
 
 
 
Experimental results:  
effect of PPD length 
38 
 Device under test:  
Small arrays of rectangular SG pixels  
With different PPD lengths (same PPD width=5µm)  
0.18µm PPD CIS commercial technology 
Experimental results:  
effect of PPD length 
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 Device under test:  
Small arrays of rectangular SG pixels  
With different PPD lengths (same PPD width=5µm)  
0.18µm PPD CIS commercial technology 
Experimental CTI measured for ≠ VHTG (log. scale) 
Measured transfer time to 
reach 0.01 CTI vs. PPD length 
 
 Experimental Results: 
Same CTI length dependence as in simulations (increases with LPPD
2) 
Experimental results:  
effect of PPD length 
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 Device under test:  
Small arrays of rectangular SG pixels  
With different PPD lengths (same PPD width=5µm)  
0.18µm PPD CIS commercial technology 
Experimental CTI measured for ≠ VHTG (log. scale) 
Measured transfer time to 
reach 0.01 CTI vs. PPD length 
 
 Experimental Results: 
Same CTI length dependence as in simulations (increases with LPPD
2) 
Transfer time is almost 2 orders of magnitude larger than predicted by diffusion 
equations! 
Proposed explanation: 
potential obstacles 
 As suggested in the literature [1-4] poor CTI can be 
explained by ‘potential obstacles’’ 
Located along the charge transfer path (potential 
barrier/pocket)  
Electrons can therefore:  
‒ ‘‘cross’’ the barrier by thermionic emission  
‒ or ‘‘ bounce’’ on the barrier 
The probability of crossing is a function of the barrier 
height (∝ 𝑒−Φb)  
39 
Montecarlo simulation of random walk considering a 
barrier Φb at TG-PPD interface 
 Montecarlo Simulations:  
Increasing Φb can result in 
transfer time worsening of 
several orders of magnitude 
[1] J. Lavine, IEEE, TED,1997 
[2] J.R. Janesick, “Scientific CCD”, SPIE Press, 2001 
[2] E. Fossum, IEEE Workshop on CCD, 2003 
[4] B. Fowler, IISW, 2007 
Potential obstacles:  
Effect of VHITG 
 TCAD simulations:  
Potential barrier is reduced by increasing VHITG 
40 
Experimental CTI measured for ≠ VHTG (linear scale) 
 Experimental Results: 
Improvement of CTI with 
increasing VHITG  
‒ even at typical TG biasing 
levels! 
Confirms the hypothesis that in 
the tested structure charge 
transfer is limited by potential 
obstacles 
VHTG=2.7V VHTG=4.0V 
Potential barrier 
No potential barrier 
What can we do? 
 In the literature, charge transfer is accelerated with 
two different approaches: 
1. Generation of a drift field  
‒ By geometrical modulation [1] 
‒ By doping modulation [2] 
‒ By lateral gates [3] 
 
2. Introduction of a collection well close to the TG [4] 
‒ Results in a smaller transfer length   
‒ Suitable when a large collection area (but a small 
dynamic range) are needed 
41 
[1] Takeshita, IS&T SPIE Electronic Imaging, 2010 
[2] D. Durini, Nucl. Instr. Meth. Phys. Res., 2010 
[3] S. Kawahito, IISW, 2013  
[4] J. Janesick, Proc. SPIE, 2013  
 Due to potential obstacles, thermal diffusion is too slow to 
target high temporal resolution on large pixels 
Charge transfer must be enhanced! 
[1] C. Cao, IEEE JEDS. 2015. 
[2] C.Y.-P Chao, IEEE JEDS. 2014. 
[3] V. Goiffon, IEEE TNS. 2014 
[4] M. Innocent, IISW, 2015 
[5] Y. Xu, IEEE TED, 2015 
 
Conclusion 
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1. Estimation of the pinning voltage: 
Example of extraction of Vpin from TCAD simulations  
‒ PPD is not empty at VPPD=Vpin  
Experimental measurement of Vpin 
‒ In this work it is suggested to couple In-pixel methods and 
standard JFET pinch-off voltage estimation methods 
2. Analytical model of the FWC: 
The EFWC is the sole FWC values which only depends on Vpin  
‒ The EFWC can be a useful reference value to study the 
PPD physics [1-5] 
‒ FWC values are meaningless unless experimental 
conditions are specified! 
3. Modeling and measurement of charge transfer time: 
Montecarlo simulation of the random walk of single carriers 
‒ Takes also into account the effect of potential obstacles 
Measurement of CTI baes on a Storage Gate method 
‒ Allows estimation of CTI with same initial charge level, 
whichever the PPD geometry 
 Focus of this thesis:  Development of a toolbox for the modeling and estimation 
of PPD key parameters for high temporal resolution applications 
Outlook 
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 What next? 
The results of this work emphasized the need to define 
standard estimation tools for the estimation PPD parameters 
‒ to provide comparable Vpin and FWC values 
Modeling of charge transfer:  
‒ Improvement of the Montecarlo model to take into account VPPD 
variations during transfer  
 iterative re-calculation of VPPD such as in [1]  
CTI measurements: 
‒ The pulsed SG method should be validated  
 on larger pixel arrays  
 to compare more exotic PPD geometries 
Estimation of the CVF is also a critical point  
‒ Existing tools have been developed for CCDs and 3T APS 
‒ They are not always suitable to estimate the CVF in PPD CIS 
 
 [1] Han, TED, 2015 
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